PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 5:		(11) International Publication Number:	WO 94/12928
G06F 7/52	A1	(43) International Publication Date:	9 June 1994 (09.06.94)

(21) International Application Number: PCT/US93/11196

(22) International Filing Date: 20 November 1993 (20.11.93)

(30) Priority Data:

07/979,548 20 November 1992 (20.11.92) US 07/994,561 21 December 1992 (21.12.92) US

(71) Applicant: UNISYS CORPORATION [US/US]; Township Line and Union Meeting Roads, P.O. Box 500, Blue Bell, PA 19424 (US).

(72) Inventor: FLORA, Laurence, P.; 28331 Cepin Drive, Valley Center, CA 92082 (US).

(74) Agent: STARR, Mark, T.; Unisys Corporation, Township Line and Union Meeting Roads, P.O. Box 500, Blue Bell, PA 19424 (US).

(81) Designated States: JP, KR, European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).

Published

With international search report.

(54) Title: ENHANCED FAST MULTIPLIER

COLUMINS 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
$$\frac{151}{15}$$
 $\frac{14}{15}$ $\frac{13}{15}$ $\frac{12}{15}$ $\frac{11}{15}$ $\frac{10}{15}$ $\frac{10$

(57) Abstract

A Wallace-type binary tree multiplier (Fig. 3) in which the partial products (Fig. 2) of a multiplicand and a multiplier are produced and then successively reduced using a plurality of adder levels (L1, L2, L3, L4, Fig. 3) comprised of full and half adders (FA, HA, Fig. 3). This reduction continues until a final set of inputs (Level L4, Fig. 3) is produced wherein no more than two inputs remain to be added in any column. This final set is then added using a serial adder (20) and a carry lookahead adder (21) to produce the desired product (po-p15). The additions at leach level are performed in accordance with prescribed rules to provide for fastest overall operating speed and minimum required chip area. In addition, the lengths of the serial adder (20) and carry lookahead adder (21) are chosen to further enhance speed while reducing required chip area. A still further enhancement in multiplier operating speed is achieved by providing connections to adders (Fig. 3) so as to take advantage of the different times of arrival of the inputs to each level (levels L1, L2, L3, L4 in Fig. 3) along with different adder input-to-output delays.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

	•				
AT	Austria	GB	United Kingdom	MIR	Mauritania
ΑÜ	Australia	GE	Georgia	MW	Malawi
BB	Barbados	GN	Guinea	NE	Niger
BE	Belgium	GR	Greece	NL	Netherlands
BF	Burkina Faso	HU	Hungary	NO	Norway
BG	Bulgaria	DE	Ireland	NZ	New Zealand
BJ	Benin	TT	Italy	PL	Poland
BR	Brazil	JР	Јарап	PT	Portugal
BY	Belarus	KE	Kenya	RO	Romania
CA	Canada	KG	Kyrgystan	RÜ	Russian Federation
CF	Central African Republic	KP	Democratic People's Republic	SD	Sudan
CG	Congo		of Korea	SE	Sweden
CH	Switzerland	KR	Republic of Korea	SI	Slovenia
CI	Côte d'Ivoire	KZ	Kazakhstan	SK	Slovakia
CM	Cameroon	Ц	Liechtenstein	SN	Senegal
CN	China	LK	Sri Lanka	TD	Chad
cs	Czechoslovakia	LU	Luxembourg	TG	Togo
CZ	Czech Republic	LV	Larvia	TJ	Tajikistan
DE	Germany	MC	Monaco	TT	Trinidad and Tobago
DK	Denmark	MD	Republic of Moldova	UA	Ukraine
ES	Spain	MG	Madagascar	US	United States of America
FI	Finland	MIL	Mali	UZ	Uzbekistan
FR	Prance		Mongolia	VN	Vict Nam
GA	Gabon		•		

WO 94/12928 PCT/US93/11196

ENHANCED FAST MULTIPLIER

BACKGROUND OF THE INVENTION

This invention relates generally to improved means and methods for performing arithmetic operations in a data processing system, and more particularly to an improved high speed binary multiplier provided on an integrated circuit chip.

In designing a high speed binary multiplier on an integrated circuit chip, two important considerations are operating speed and required chips area. Most multiplier designs attempt to make some trade-off between the two, particularly where available chip area is limited, as is usually the case.

SUMMARY OF THE INVENTION

The primary object of the present invention is to provide improved means and methods for increasing multiplier operating speed while providing a minimum of required chip area.

In a particular preferred embodiment of the invention, a Wallace-type binary tree multiplier is provided in which the partial products of a multiplicand A and a multiplier B are produced and then reduced by successive addition 10 using a plurality of adder levels comprised of full and half adders. This reduction continues until a final set of inputs is produced having no more than two inputs remaining to be added in any column. This final set is then added using two side-by-side final adders to produce the final 15 In this preferred embodiment, the particular product. inputs to be added by the full and half adders at each level are performed in accordance with prescribed rules to provide for fastest overall operating speed and minimum required chip area. In addition, the side-by-side final 20 adders are chosen of prescribed type and length to take advantage of the earlier arrival times of least significant bits as compared to bits of higher significance.

A still further enhancement in multiplier operating speed is achieved by taking advantage of the different times of arrival of the inputs to each level along with the fact that delays through the adder are typically different for different adder inputs and outputs.

The specific nature of the invention as well as other objects, features, advantages and uses thereof will become evident from the following detailed description of a particular preferred embodiment taken in conjunction with the accompanying drawings.

30

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 illustrates the well known pencil-and-paper method of multiplication applied to binary multiplication.

30

Fig. 2 illustrates the method of Fig. 1 applied to the multiplication of an 8-bit multiplicand by an 8-bit multiplier.

Fig. 3 is a block diagram illustrating a binary multiplier circuit in accordance with the invention.

Fig. 4 is a block diagram illustrating a full adder FA which may be employed in the preferred binary multiplier circuit of Fig. 2.

Fig. 5 is a block diagram illustrating a half adder HA 10 which may be employed in the preferred binary multiplier circuit of Fig. 3.

Figs. 6-10 schematically illustrate how the levels of Fig. 3 provide for progressively reducing the partial products in Fig. 2 to produce two final rows of inputs for . 15 application to a final adder stage.

Fig. 11 illustrates a preferred embodiment of the serial adder 20 in Fig. 3.

Fig. 12 illustrates a modification of the connections to the adders in column 8 of level L2 for enhanced addition 20 speed.

DESCRIPTION OF A PREFERRED EMBODIMENT

Like numerals and characters refer to like elements throughout the figures of the drawings.

Initially, reference is directed to Fig. 1 which 25 illustrates the well known paper-and-pencil method applied to the multiplication of a 4-bit binary multiplicand A=1100 (decimal 12) by a 4-bit binary multiplier B=1101 (decimal 13) to produce an 8-bit product P=10011100 (decimal 156).

Fig. 2 illustrates the application of the well known paper-and-pencil method of Fig. 1 applied to the multiplication of an 8-bit multiplicand A=a,a6a3a4a3a2a1a0 by an 8-bit multiplier B=b₇b₆b₅b₄b₃b₂b₁b₀ to produce a 16-bit product $P=p_{15}p_{14}p_{13}p_{12}p_{11}p_{10}p_{9}p_{8}p_{7}p_{6}p_{5}p_{4}p_{3}p_{2}p_{1}p_{0}$ obtained by adding 35 the "ab" partial products in each column.

is a preferred embodiment of a binary 3 multiplier circuit which illustrates how the present WO 94/12928 PCT/US93/11196

15

30

- 4 -

invention may preferably be implemented for performing the multiplication exemplified in Fig. 2.

shown 8-bit multiplicand in Fig. 3, the $A=a_7a_6a_5a_4a_3a_2a_1a_0$ and the 8-bit multiplier $B=b_7b_6b_5b_4b_3b_2b_1b_0$ are 5 applied to an initial multiplier 10 for producing the sixty-four partial products a_0b_0 a_0b_1 --- a_7b_7 shown in Fig. 2. Note that each partial product is in a respective column wherein each column corresponds to a respective product bit. These partial products are applied to a plurality of adder levels L1 to L4 comprised of full adders FA and half adders HA for successively reducing the number of column inputs applied to each level until level L4 is reached which produces a final set of column inputs wherein no more than two inputs remain to be added in any column. These remaining are then applied to side-by-side final 20 and 21 to produce the resulting product $P = P_{15}P_{14}P_{13}P_{12}P_{11}P_{10}P_{9}P_{8}P_{7}P_{6}P_{5}P_{4}P_{3}P_{2}P_{1}P_{0}$.

Those skilled in the art will recognize that the preferred multiplier circuit illustrated in Fig. 3 is of the general Wallace type described in "A Suggestion for a Fast Multiplier", C.S. Wallace, Vol. 13, No. 14, IEEE Transactions on Electronic Computers (Feb. 1964), 14-17. The present invention enhances the basic Wallace approach in a manner not previously known or taught in the art in order to achieve.a significantly better combination of operating speed and required chip area. The manner in which these enhancements are incorporated in the preferred embodiment of Fig. 3 will next be described.

First to be considered is the manner in which the full adders FA and half adders HA in the preferred multiplier circuit of Fig. 3 are chosen for reducing the sums output from each level. The basic rules used in Fig. 3 are as follows. For each column at each level, a full adder FA is connected to three-input groups until less than three inputs remain in the column at that level. If only two inputs remain in a column, or if the column initially has only two inputs, then an adder (preferably a half adder HA)

35

must be used for adding these two inputs if both of the following apply: (1) the adjacent less significant column will produce a carry into this column, and (2) this two-input addition is needed to achieve a 3-to-2 reduction (rounded-down to the nearest integral ratio) of the number of inputs in this column. Any inputs not added at a level are passed on to the next level.

Before describing how the above rule is applied in the preferred multiplier circuit of Fig. 3, attention is directed to Figs. 4 and 5 which respectively illustrate conventional implementations for the full adders FA and half adders HA in Fig. 3. In these figures, each gate 6 performs an AND function, gate 7 performs an OR function and each gate 8 performs an exclusive OR function. Note that the full adder FA is slower than the half adder HA since it requires two gate levels compared to one for the half adder HA. Also note that the full adder FA requires significantly more chip area than does the half adder HA.

Reference is next directed to Figs. 6-9 which schematically illustrate how the above described rules are applied at each level of the multiplier circuit of Fig. 3. Fig. 6 illustrates the inputs to level L1, which are the "ab" partial products shown in Fig. 2.

Fig. 6 also indicates which "ab" inputs to level L1 are added in each column by use of enclosing loops. If the loop encloses three inputs, a full adder FA (Fig. 4) is used, and if the loop encloses two inputs, a half adder HA (Fig. 5) is used. Each loop includes a designation of the resulting sum and carry of level L1 which are applied as inputs to the next level L2. For example, adding a_2b_0 , a_1b_1 and a_0b_2 in column 2 results in a sum i_{21} and a carry i_{21c} , the subscript "c" being used to identify a carry. Note that sum i_{21} produces an input in the same column 2 in the next level L2, while carry i_{21c} produces an input in column 3 of level L2.

Figs. 7, 8, 9 and 10 illustrate the inputs to levels L2, L3 and L4, respectively, and are arranged similarly to

Fig. 6 with loops being provided for a like purpose. Note that the inputs to level L2 shown in Fig. 7 derived from adders in level L1 use "i" designations, the inputs to level L3 shown in Fig. 8 derived from adders in level L2 use "j" designations, the inputs to level L4 shown in Fig. 9 derived from adders in level L3 use "k" designations, and the inputs to the final adders 20, 21 derived from adders in level L4 use "l" designations. The first subscript (or first two subscripts for columns greater than 9) of these i,j,k and l designations identify the column from which the sum or carry was derived. The second subscript is merely used to distinguish sums and carrys derived from the same column.

The manner in which the above rule is applied at each level in Fig. 3 will next be considered in detail with reference to Figs. 6-10.

Inputs to Level L1 (Fig. 6)

group in each column of level L1 is added by a full adder FA to produce a sum and a carry. For example, in column 2 of level L1, a2b0, a1b1 and a0b2 are added by a full adder FA to produce a sum i21 and a carry i21e. The sum "i21" as applied to level L2 in Fig. 7 in the same corresponding column 2, while the carry "i21e" is applied to the next column 3 in level L2, since that is where it is added. With regard to the remaining two-input groups in the columns of level L1, the above rules do not require any of these to be added in level L1, as will now be explained.

It will be remembered that the above rules state that a two-input group in a column at a level are added if both of the following apply: (1) the adjacent less significant column will produce a carry into this column, and (2) addition is needed to achieve a 3-to-2 reduction (rounded-down to the nearest integer ratio) of the inputs in this column.

Only columns 1, 4, 7, 10, 13 in level L1 have a twoinput group for which an add decision has to be made. The two inputs in column 1 meet neither requirement (1) or (2) of the rule. The remaining columns 4, 7, 10 and 13 also are not required to be added. Although they meet requirement (1), they do not meet requirement (2). will be understood by noting that the maximum number of inputs applied to level L1 is eight (in column 7). Thus, in order to achieve a 3-to-2 reduction, the maximum number 10 of inputs applied to level L2 in any column must be six or less (since an 8-to-6 reduction meets the 3-to-2 reduction requirement). The fact that addition of none of the twoinput groups in level L1 are required to meet the rules will become evident by noting that all of the columns in 15 level L2 in Fig. 7 have six or less inputs even though none of the two-input groups are added in level L1.

Inputs to Level L2 (Fig. 7)

In level L2 in Fig. 7, only columns 1, 6, 8, 10 and 12

require decisions to be made with regard to adding a twoinput group. Column 1 need not be added since it does not
meet either requirement (1) or (2) of the rules. The
two-input groups in columns 1, 6, 10 and 12 need not be
added. This will be evident from Fig. 8 which shows that,

even though these two-input groups are not added, none of
the effected columns in level L3 (Fig. 8) will have inputs
which exceed the maximum of 4 dictated by the required
3-to-2 reduction (6-to-4) for level L2. However, the rule
requires adding of the two-input group a,b, i, i, in column 8

of level L2 (Fig. 7), since seven inputs would otherwise
result in column 8 of level L3 (Fig. 8), exceeding the
maximum of 4. By adding a,b, i, i, the column 8 inputs to
level L3 are held to the maximum of 4.

35 <u>Level L3 (Fig. 8)</u>

In level L3, decisions with respect to adding twoinput groups need only be made for columns 1, 5, 11 and 14. WO 94/12928

- 8 -

PCT/US93/11196

Columns 1 and 14 need not be added since they do not meet either requirement (1) or (2) of the rules. The two-input groups in columns 5, 11 and 14 also need not be added. Although they meet requirement (1), they do not meet This will be understood by noting that 5 requirement (2). the required 3-to-2 reduction ratio (rounded-down to the nearest integer) is met for level L3 by providing a 4-to-3 reduction (the nearest rounded-down integer ratio).

This reduction is met for these columns since, even though 10 these two input groups are not added, none of the effected columns in level L4 (Fig. 9) have inputs which exceed the maximum of 4 dictated by the required 4-to-3 reduction for level L3.

Inputs to Level L4 (Fig. 9)

25

In level L4, adding decisions need to be made only for columns 1, 6, 7, 13 and 14. Columns 1, 13 and 14 need not be added, since neither requirement (1) nor (2) of the rule is met for these columns. However, the two-input groups in 20 columns 6 and 7 need to be added in order to meet the 3-to-2 reduction requirement for level L4, otherwise three inputs would be applied to the effected columns of final adders 20 and 21, rather than the no more than two inputs per column applied to these adders 21 and 22 shown in Fig. 10.

It has thus been explained how additions of inputs are performed at each level of the preferred multiplier circuit in accordance with the prescribed rules. Although the preferred multiplier circuit of Fig. 3 performs only those 30 two-input additions required by the rules, it is within the scope of the present invention to allow addition of a remaining two-input group in a column even though not required by the rules. For example, this may be done for routing convenience. Such instances should be limited to 35 prevent exceeding a desired predetermined maximum chip area.

The remaining parts of the preferred multiplier circuit of Fig. 3 to be considered are the final adders 21 and 22, which receive the two rows of inputs shown in Fig. 10. Note that the least significant product bit P_0 is obtained directly from the partial product a_0b_0 in column "o" and need not be included in the final addition.

Adder 21, receives the inputs from column 1-5 (Fig. 10) and is chosen to be simply a conventional serial adder (without lookahead), such as illustrated in Fig. 11. Adder 10 22 is chosen to be a conventional carry lookahead adder, which receives the output carry C5 from serial adder 21 and also the inputs from columns 6-15 (Fig. 10). This choice length for the serial adder 21 in the preferred multiplier circuit of Fig. 3 is approximately 1/3 of the 15 total number of columns required to be added in this final adder-stage, which has been found to be a preferred length for a Wallace-type multiplier. This choice of the two adders 21 and 22 takes advantage of signal flow through levels L1-L4 of the multiplier circuit of Fig. 3 which 20 causes more significant inputs in Fig. 10 to arrive progressively later than less significant inputs. number of stages provided for the serial adder 20 (Fig. 11) is chosen so that its output carry C5 (Fig. 3) arrives no later than the arrival of the column 6 inputs applied to 25 the carry lookahead adder 21. It is most advantageous that the number of stages for the serial adder 20 be chosen so that its output carry c₅ arrives at approximately the same time as the arrival of the column 6 inputs. Note that the serial adder 20 shown in Fig. 11 advantageously employs 30 half adders, thereby permitting faster generation of the output carry C5.

The above choice of the adders 20 and 21 in Fig. 2, as described above, provides a further significant enhancement in multiplier performance. The serial adder 20, because of its simplicity, requires relatively less chip area; yet, its slower addition does not detract from overall adder speed, since its length is advantageously chosen so that

WO 94/12928

30

- 10 -

PCT/US93/11196

its output carry C₅ is produced at approximately the same time as the arrival of the column 6 inputs applied to the carry lookahead adder 21. Also, because the use of the serial adder 20 permits a smaller carry lookahead adder 21 to be used, it will be faster and require less chip area. As is well known, the propagation delay of a conventional carry lookahead adder increases progressively as the number of bit positions it is required to handle increases.

A further enhancement in the operating speed of the multiplier circuit of Fig. 3 is provided in accordance with the invention by taking advantage of the different arrival times of the inputs to each level and the fact that input-to-output delays through the adders may be different for different adders as well as being different for different inputs of the same adder. The present invention takes advantage of these differences to provide additional control for achieving a desired balance of multiplier speed and required chip area without having to change the number and type of adders provided in accordance with the previously described rules. An example of how this approach may be implemented in the preferred embodiment of Fig. 3 will next be presented.

Assume that it is desired to enhance the speed of reduction for a particular column of the multiplier circuit of Fig. 3. In a preferred implementation, the following rules are used for applying inputs and adders for this particular column at each adder level:

- (1) If one or more inputs in this particular column are not to be added, select the slowest arriving inputs as these not to be added inputs and apply them to the next level without addition.
- (2) If there is a half adder in this particular column, then apply the next slowest arriving input to a first input of the half adder which provides the smallest delay to the adder sum output. Apply to the second half adder input one of the remaining arriving inputs in this particular column chosen such that the resulting half adder

- 11 -

sum output is caused to arrive due to this input no later than that due to the input applied to the first half adder input. Preferably, the arriving input applied to this second half adder input is chosen so that the resulting half adder sum arrival due to this input most closely approximates that due to the input applied to the first half adder input.

- (3) Apply the remaining next slowest arriving input to a first input of a full adder which provides the shortest delay to the full adder sum output. Apply to the second and third full adder inputs particular ones of the remaining arriving inputs such that to the extent possible, the resulting full adder sum output is caused to arrive due to each of these inputs no later than due to the input applied to the first full adder input. Preferably, the inputs applied to these second and third full adder inputs are chosen so that the resulting full adder sum output arrival due to each approximates that due to the input applied to the first full adder input.
- 20 (4) Repeat (3) above for each of the remaining full adders in this particular column.

Alternatively, the above rule (3) can be modified to begin with the fastest arriving signal. In such case, rule (3) would be replaced by the alternate rule (3):

25 (3)'Apply the fastest arriving input in this particular column to a first input of a full adder which provides the longest delay to the adder sum output. Apply to the second and third full adder inputs particular ones of the remaining arriving inputs such that to the extent 30 possible, the resulting full adder sum output arrival due to each of these inputs is no sooner than due to the input applied to the first full adder input. Preferably, the inputs applied to the second and third full adder inputs are chosen so that the resulting full adder sum output 35 arrival due to each approximates that due to the input applied to the first full adder input.

Next to be described is an example which demonstrates how the above rules (1), (2), (3) and (4) may be applied to the multiplier circuit of Fig. 3. It will be understood that input-to-output adder delays can be determined from information provided by the manufacture or by testing. Arrival times of inputs at each level can be determined from calculations, simulations or testing. For this example, it will be illustrated how the speed of addition may be enhanced for column 8 of level L2 (Fig. 7) which contains the five inputs a_1b_1 , i_{81} , i_{82} , i_{71c} and i_{72c} .

Initially, note in Fig. 7 that the first described rules applied to column 8 of level L2 resulted in applying three of the five inputs $(i_{82}, i_{71c} \text{ and } i_{72c})$ to a full adder 15 and the remaining two input $(a_7b_1$ and $i_{81})$ to a half adder. However, this application of the inputs to the adders did not take into account the arriving times of the inputs or the different input-to-output delays provided by the adders. When this is done in accordance with the second 20 described rules above, the column 8, level L2 inputs are applied to the adders in a different manner, as illustrated in Fig. 12, wherein the half adder is labeled 32 and the full adder is labeled 34. The half adder inputs are labeled 32a and 32b and the half adder sum and carry 25 outputs are labeled 32s and 32c respectively. The full adder inputs are labeled 34a, 34b and 34c and the full adder sum and carry outputs are labeled 34s and 34c respectively.

The manner in which the illustrated Fig. 12 connections are provided in accordance with the second described rules is set forth below:

Rule (1)

Since there are no inputs in column 8 of level L2 which are not to be added, this rule is skipped.

35 <u>Rule(2)</u>

Since a half adder 32 (Fig. 12) is provided in column 8 of level L2, rule (2) requires that the slowest arriving

- 13 -

input be applied to the fastest half adder input, which will be assumed to be 32a. The slowest arriving inputs in column 8 of level L2 are likely to be inputs i_{71c} and i_{72c} . The reason is that these inputs i_{71c} and i_{72c} are derived from 5 slower arriving carry adder outputs from level L1. Also, since the "ab" inputs to level L1 typically arrive at approximately the same time from multiplier 10 in Fig. 3, i_{71c} or i_{72c} can be expected to arrive at approximately the same time; thus, either may be chosen as the slowest 10 arriving input in column 8 of level L2. For this example, ine is selected to be applied to the fastest half adder input 32a, as shown in Fig. 12. Also in accordance with rule (2), input i_{81} in column 8 of level L2 is applied to the other half adder input 32b since it is assumed for this 15 example that it produces a half adder sum arrival which most closely approximates that due to inc applied to half adder input 32a.

Rule (3)

35

The remaining three inputs in column 8 at level L2 are 20 a_7b_1 , i_{82} and i_{72c} which are applied to the full adder 34 in Fig. 12. For this example, it is assumed that 34a is the fastest full adder input, that 34b is the next fastest full adder input, and that 34c is the slowest full adder input. In accordance with rule (3), the next slowest input in column 8 of level L2 is applied to the fastest full adder input 34a. This next slowest signal is input i72c (since it is a carry derived from level L1 as explained above), and thus is applied to the fastest full adder input 34a. next slowest arriving signal in column 8 of level L2 is 30 obviously i_{82} , since the other remaining input a_7b_1 arrives much sooner as a result of having passed directly through level L1 without addition. Thus, as shown in Fig. 12, i82 is applied to full adder input 34b, while a,b, is applied to the slowest full adder input 34c.

Although the above example has been limited to demonstrating how the addition speed of the inputs in column 8 of level L1 may be enhanced, it is to be

WO 94/12928 PCT/US93/11196

- 14 -

understood that other levels of column 8 as well as other columns of the multiplier circuit of Fig. 3 could have their speed enhanced in a like manner. It is also to be understood that, typically, only particular columns are speed sensitive so that this speed enhancement approach may be used in a multiplier selectively for one or more particular columns.

It is further to be understood that since a speed sensitive column typically contains one or more inputs derived from the adjacent less significant column, the speed of addition for a speed-sensitive column may be further enhanced by choosing connections in this adjacent less significant column to take advantage of arrival times and adder delays so that carry inputs in the adjacent speed sensitive column are produced faster.

From a global viewpoint, still further speed enhancements are possible by taking into account how input adder connections for all columns for a plurality of levels affect overall multiplier speed, and then taking advantage of arrival times and adder delays such that the fastest overall multiplier speed is obtained.

Although the present invention has been described with respect to particular preferred embodiments, it is to be understood that the present invention is not limited to the preferred embodiments, since many variations construction arrangement, use and operation are possible within the scope of the invention. For example, the invention can readily be adapted for use when the original multiplier and multiplicand are represented in two's 30 complement binary encoded format. Also, the invention may be adapted for use with other types of multipliers, such as a Booth multiplier.

Accordingly, the present invention is to be considered as encompassing all modifications, variations and adaptations coming within the scope of the invention as defined by the appended claims.

5

10

What is Claimed is:

1. In a binary multiplier circuit for multiplying an n-bit multiplicand by an m-bit multiplier to produce a multiple-bit product, the combination comprising:

an initial binary multiplier to which signals representing the bits of said multiplier and multiplicand are applied for producing m+n partial product signals, each partial product signal being in a respective column and each column corresponding to a respective product bit; and

adder circuit means to which said partial product signals are applied, said add circuit means comprising a plurality of adder levels for successively reducing the number of column inputs until a final set of inputs are produced having no more than two inputs remaining to be added in any column;

said adder circuit means performing addition at each level in accordance with the following rules:

- a) for each column at each level, three-input groups are added until less than three inputs remain in the column at that level;
- 20 b) if only two inputs remain in a column after performing a) or if the column originally has only two inputs, then these two inputs must be added when both of the following apply:
- (1) the adjacent less significant column will produce 25 a carry into this column, and
 - (2) this two-input addition is needed to a achieve a 3-to-2 reduction (rounded-down to the nearest integral ratio) for that level.
 - 2. The combination of claim 1, wherein each adder level adds each three-input group using a full adder and adds each two-input group using a half adder.
 - 3. The combination of claim 1 or 2, wherein a sum produced in a column at an adder level provides an input in

- 16 -

the same column of the next level while a carry provides an input in the next more significant column of the next level. 5

- The combination of claim 3, including final adder 4. means for adding predetermined ones of said final set of column inputs to produce signals representing the bits of said product.
- The combination of claim 4, wherein said final adder 5. means comprises a serial adder for adding inputs in a first predetermined number of columns of said final set and a carry lookahead adder for adding inputs in a second predetermined number of columns of said final set.
- The combination of claim 5, wherein said first predetermined number of columns are of less significance than said second predetermined number of columns, and wherein said serial adder produces an output carry which is applied as an input to said carry lookahead adder.
- 7. The combination of claim 6, wherein at least the least significant column of said final set contains a single input which is used as the least significant product bit without being applied to said serial adder.
- The combination of claim 6, wherein said first 8. number of columns is predetermined chosen be approximately one-third of the total number of columns of said final set of inputs.
- combination of claim 6, wherein said first 9. predetermined number of columns is chosen so that said output carry arrives at said carry lookahead adder at approximately the same time as the arrival of the inputs in the least significant column applied to said lookahead adder.

WO 94/12928 PCT/US93/11196

- 17 -

10. The combination of claim 6, wherein said serial adder comprises a plurality of half adder stages.

In a binary multiplier circuit for multiplying an 11. n-bit multiplicand by an m-bit multiplier to produce a multiple-bit product, the combination comprising:

initial binary multiplier to which representing the bits of said multiplier and multiplicand are applied for producing m+n partial product signals, each partial product signal being in a respective column and each column corresponding to a respective product bit; and

adder circuit means to which said partial product signals are applied, said adder circuit means comprising a plurality of adder levels for successively reducing the number of column inputs until a final set of inputs are produced having no more than two inputs remaining to be added in any column, said adder levels comprising adders 15 providing different adder delays between adder inputs and outputs;

10

25

30

said adder circuit means performing addition at each level in accordance with the following rules:

- a) for each column at each level, three-input groups 20 are added until less than three inputs remain in the column at that level;
 - b) if only two inputs remain in a column after performing a) or if the column originally has only two inputs, then these two inputs must be added when both of the following apply:
 - (1) the adjacent less significant column will produce a carry into this column, and
 - (2) this two-input addition is needed to a achieve a 3-to-2 reduction (rounded-down to the nearest integral ratio) for that level,

wherein arriving inputs are connected for a particular column at a particular level in accordance with the following additional rules:

35

40

45

50

WO 94/12928 PCT/US93/11196

c) if one or more inputs in said particular column are not to be added at said particular level, select the slowest arriving inputs as these not to be added inputs and apply them to the next level without addition;

- d) if there is a half adder in said particular column at said particular level, apply the next slowest arriving input to a first half adder input which provides the smallest delay to the adder sum output, and apply to a second half adder input a remaining arriving input chosen such that the resulting half adder sum output is caused to arrive due to this input no later that due to the input applied to said first half adder input;
- e) apply the remaining next slowest arriving input to a first full adder input which provides the shortest delay to the full adder sum output, and apply to second and third full adder inputs particular ones of the remaining arriving inputs such that to the extent possible the resulting full adder sum output is caused to arrive due to each of these inputs no later than due to the input applied to said first full adder input; and
- f) repeat c) above for each remaining adder in said 55 particular column at said particular level.
 - 12. The combination of claim 11, wherein an adder also produces an adder carry output, and wherein an adder sum output produced in a column at an adder level provides an input in the same column of the next level while an adder carry sum provides an input in the next more significant column of the next level.
 - 13. The combination of claim 12, including final adder means for adding predetermined ones of said final set of column inputs to produce signals representing the bits of said product.
 - 14. The combination of claim 13, wherein said final adder means comprises a serial adder for adding inputs in a first

predetermined number of columns of said final set and a carry lookahead adder for adding inputs in a second predetermined number of columns of said final set.

- 15. The combination of claim 14, wherein said first predetermined number of columns are of less significance than said second predetermined number of columns, and wherein said serial adder produces an output carry which is applied as an input to said carry lookahead adder.
- 16. The combination of claim 15, wherein at least the least significant column of said final set contains a single input which is used as the least significant product bit without being applied to said serial adder.
- 17. The combination of claim 15, wherein said first predetermined number of columns is chosen to be approximately one-third of the total number of columns of said final set of inputs.
- 18. The combination of claim 15, wherein said first predetermined number of columns is chosen so that said output carry arrives at said carry lookahead adder at approximately the same time as the arrival of the inputs in the least significant column applied to said lookahead adder.
- 19. The combination of claim 15, wherein said serial adder comprises a plurality of half adder stages.

WO 94/12928 PCT/US93/11196

1/13






FIG.1





										0
0°0 = A	p0 = B	0q0v			2/13					4 = 1 = 1
0 1	b ₁	a7bo a6bo a5bo a4bo a3bo a2bo a1bo a0bo	a_0b_1							Q
۰ 2	b ₂	a2b0	albı	a1b2 a0b2						42
03	p3	0q£p	a2b1		նգ0 ₀					p 3
04	b 4	a4b0	a4p1 a3p1	a2b2	a ₁ b ₃	a0b4				6
92	bS	09Sp	a4b1	a3b2	a4b3 a3b3 a2b3	alp4	3q0°			75
90	9q	0q9 ₀	a5b1	asbz a4bz	a3b3	a2b4	0,165	9q0p 9q1p		6
47	X) b7	a7b0	a7b1 a6b1 a5b1			a3b4	a2b5		a2b7 a1b7 a0b7	47
	×	"	a7b1	a7b2 a6b2	a6b3 a5b3	a4b4	a3p2	მეგი მეწი	alp7	р в
				a7b2		a5b4	a4b5		a2b7	6
					a7b3	a7b4 a6b4	a5p2	04b6	a3p7	P10
				RRAY		a7b4	a7b5 a6b5 a5b5	a7b6 a6b6 a5b6 a4b6	αγόγ αβόγ αξόγ α4όγ α3όγ	ф П
				UCT A			a7b5	9990	a5p7	P12
i		٠		. PROD				a7b6	α6b7	P ₁₃
				PARTIAL PRODUCT ARRAY					a7b7	P15 P14 P13 P12 P11 P10
				PA					_	P15


		3/13	
F16.3C	FIG.3F	æ	
FIG.3B	FIG.3E	F1G.3	
FIG 3A	F1G.3D		
LEVEL L1		} LEVEL L2	FLEVEL L3
01b2 02b1 02b1 00b3 02b0 00b2	[31	a3b0 FA 131	




WO 94/12928 PCT/US93/11196












WO 94/12928




PCT/US93/11196



F I G . 6



F16 7



161, 161C

¥81C

181


191,1910


101, X 101C

12/13 a1b0 a0b0 0400 0910 INPUTS TO LEVEL L3 INPUTS TO LEVEL L4 0 0 a0p1գ0թ լ 121 ر 2 ا S വ 151, 151C 131 J31 ന က a4bo k41 151 Ŋ ហ J51C , 0q9vk61 161 **J61** φ ဖ k61C J61C/ J72 k81, k810 k71C J72C) J81C J71C 182 k81 181 $\boldsymbol{\omega}$ ω J82C k81C /k91 **l** 9 1 1111 a7b3 191 σ σ (316) L111C(J101C(a6^b4) J91C) k91, k91C /101ر J101C (K101 10 , k101C(0767 J131 K121 J111 k101, k101C 0767 J131/L121) 12 12 FIG. 8 J131C K121C 13 J131C COLUMINS 15 14 COLUMINS 15 14

13/13

INPUTS 1 ADDERS 1 AND 21





Internalization No

PCT/US 93/11196 A. CLASSIFICATION OF SUBJECT MATTER IPC 5 G06F7/52 According to International Patent Classification (IPC) or to both national classification and IPC **B. FIELDS SEARCHED** Minimum documentation searched (classification system followed by classification symbols) IPC 5 G06F Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Electrome data base consulted during the international search (name of data base and, where practical, search terms used) C. DOCUMENTS CONSIDERED TO BE RELEVANT Relevant to claim No. Citation of document, with indication, where appropriate, of the relevant passages Category ' 1-19 PROCEEDINGS OF THE IEEE X vol. 72, no. 1 , January 1984 , NEW YORK pages 134 - 136 A. DHURKADAS 'Faster Parallel Multiplier' see page 134, right column, line 9 - line see page 135, left column, line 1 - line 21; figure 2 Patent family members are listed in annex. Further documents are listed in the continuation of box C. X Special categories of cited documents: "I" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the document defining the general state of the art which is not considered to be of particular relevance "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to "E" earlier document but published on or after the international filing date involve an inventive step when the document is taken alone "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such docucitation or other special reason (as specified) ments, such combination being obvious to a person skilled in the art. "O" document referring to an oral disclosure, use, exhibition or document published prior to the international filing date but later than the priority date claimed "&" document member of the same patent family Date of mailing of the international search report Date of the actual completion of the international search 2 5 02 94 16 February 1994 Authorized officer Name and mailing address of the ISA European Patent Office, P.B. 5818 Patentiaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo ni, Fax (+31-70) 340-3016

Form PCT/ISA/210 (second sheet) (July 1992)

1

Verhoof, P

INTERNATIONAL SEARCH REPORT

International Application No
PCT/US 93/11196

		PCT/US 93/11196 -
	ation) DOCUMENTS CONSIDERED TO BE RELEVANT	
Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	PROCEEDINGS OF THE 31ST ANNUAL SYMPOSIUM ON FOUNDATIONS OF COMPUTER SCIENCE, 22-24 OCTOBER 1990, ST. LOUIS, MISSOURI, USA. vol. II, 1990, IEEE COMPUTER SOCIETY PRESS, LOS ALAMITOS, CA., USA. pages 642 - 650 XPO00221973 M. PATERSON ET AL. 'Faster circuits and shorter formulae for multiple addition, multiplication and symmetric Boolean functions' see section 5; figures 2.1, 5.1	11-19
	US,A,5 101 372 (J. HEASLIP) 31 March 1992 see column 4, line 14 - line 45; figure 5	11-19
	·	
		·

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No
PCT/US 93/11196

•			PC1/03	PC1/U3 33/11190		
Patent document cited in search report	Publication date	Patent family member(s)		Publication date		
US-A-5101372	31-03-92	NONE				
•						
•						
			٠			
		•				
·						
		•				
			•			
	•			-50-		
· ·		•				
·						
				·		
·						
				·		

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

BLACK BORDERS

IMAGE CUT OFF AT TOP, BOTTOM OR SIDES

FADED TEXT OR DRAWING

BLURRED OR ILLEGIBLE TEXT OR DRAWING

SKEWED/SLANTED IMAGES

COLOR OR BLACK AND WHITE PHOTOGRAPHS

GRAY SCALE DOCUMENTS

LINES OR MARKS ON ORIGINAL DOCUMENT

REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

IMAGES ARE BEST AVAILABLE COPY.

☐ OTHER:

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.

This Page Blank (uspto)